



Jeong-seok LEE

YEAR OF PRACTICE

- 2001 ~ Present

EDUCATIONAL BACKGROUND

- Yonsei University, MS in Electrical and Electronic Engineering
- Chung-Ang University, BS in Electrical and Electronic Engineering

ADMISSIONS / AFFILIATIONS

- Admitted to Patent Bar (2001)
- KPAA (Korean Patent Attorneys Association)

TECHNICAL EXPERTISE

- Electronics, semiconductor, wireless communication
- Semiconductor equipment
- AR, VR
- AI, Software

PROFESSIONAL EXPERIENCE

- Handling domestic/international/PCT applications and OA for the patent and utility model
- Handling patent invalidation trial, and opposition regarding semiconductor equipment
- Participating in FTO projects for global semiconductor equipment manufacturer and invalidation analysis for competitor's patents (showerhead, vacuum transfer module, mask alignment device, plasma etching device, magnetic levitation transfer device, OLED deposition device, electrostatic chuck, vacuum deposition chamber, etc.)
- Analysis of patent trend in semiconductor manufacturing processes and establishing IP strategy

CONTACT

- Tel: 02-6714-1170
- Email: jsLee@nampat.co.kr
- Language: Korean/ English

OTHERS

- Exchange work at Blakely Sokoloff Taylor Zafman LLP (US firm) (2014 ~ 2015)
- Contributed to Display Asia magazine, "How to avoid patent infringement (patent infringement avoidance design)"
- IP lecturer at Korea Productivity Center
- External lecture (AI Inventions - KIPO patent examination guidelines)
- External lecture (Best Way to Expedite Examination of Your Patent Applications in Korea)
- External lecture (Software Invention in Korea)
- External lecture (How to streamline a Response Procedure to OA)
- Lecture for domestic semiconductor equipment companies (patent avoidance design)
- Attended international patent strategy conference of global semiconductor equipment manufacturers